IC designers are now increasingly concerned about the delay due to interconnection wires. In the past, these effects have been largely ignored during logic designprimarily due to their negligible contributions and also because of the difficulty of predicting the wiring resulting from the subsequent layout stage. In this paper, an estimation model is proposed to predict the average wire length for each net in a given gate-level netlist and a particular layout tool.
Introduction
In the hierarchical design of digital systems, the higher level design has more freedom to structure the circuit, but less information about the final circuit parameters. The lower level design has more detailed information but is limited in changing the circuit. In logic design, the circuit is symbolically represented by a netlist composed of gate cells and interconnections. Both the cells as well as the interconnect contribute to the final critical path delay. In the past, the interconnection problem is usually handled in an iterative manner. This is done by ignoring the interconnection wire delay in the logic design stage; which is equivalent to assuming all the wires with the same length of 0. By considering only the delay of gate cells, a logic circuit is designed and then passed to the physical design. If some performance constraints cannot be met, the circuit is returned to the logic design stage for redesign. This approach has the drawback of missing a possible solution even if one exists, as well as wasting too much time in iterating between the logic design and physical design. The key problem here is that interconnection wires are unknown in the logic design stage. We try to solve this problem by empirically deriving a prediction formula based on the net-list information from logic design.
Previous Work
In light of the importance of interconnection wires, much work has been done recently in correctly modeling the delay [7] and improving the routing [l] . Mc- Princeton, N J Farland demonstrates the significant, yet difficult to model, effects of interconnection area and delay in highlevel synthesis [2] .
Some empirical approaches and statistical techniques have been used to estimate the total (or average) wire length, but not the length of individual nets [5] . These results can be used to predict the total routing area, but cannot be used for path oriented delay estimation. Pedram has developed an estimator [3] which need to rely on an initial cell placement to obtain the estimation.
Conventional estinmators depend on a single parameter, viz. the number of pins in the net to predict the wire delay. This single parameter can offer a first order prediction. However, a more sophisticated estimator can be obtained to improve the prediction quality with little extra effort.
Interconnect Delay Model
A simple lumped RC model of a gate driving the other gates is shown in Figure 1 . This model does not differentiate between different fanout points from the same gate. It lumps all the interconnection wires into one node for the convenience of analysis without significant loss of precision. By using discrete RC analysis, In order to show the relative scale of these delay components, a typical set of parameters from a real technology (1p technology [8] ) is demonstrated. Assuming both the input and load stages are a logic gate with two 2X x 3X transistors, and the interconnection wire is 250pm x l p m on the metal layer, which is typically the case for advanced technologies, then the five terms in (1) will have the following values: In the past only RI x C I , and RI x CL were considered due to the difficulty in prediction for the interconnection wires in the logic design. However, as we can see from the above data, the capacitance of the interconnection wires is comparable to gate delays in the l p technology and thus cannot be ignored in delay calculation. The effects of interconnection wires will become more significant as the feature length keeps decreasing since the delay for a unit interconnection wire does not scale down as the gate delay does. This makes the consideration of interconnect delay increasingly important.
The wire capacitance C is proportional to the area of the net. For fixed-width wires, the length of the interconnect provides a direct measurement of its contribution to the path delay.
Wire Delay Predict ion
The target in this work is the logic circuit after technology mapping.
Empirical Approach
Since logic design is a pre-layout procedure, it is difficult to predict the relative positions of the gate cells, leave alone the length of the wires between them. This non-determinism also comes from the fact that the final layout after physical design for the same logic circuit is not unique. Usually, there are many different feasible solutions in the physical design stage for the same netlist of logic circuit even with the same layout program. For instance, a popular approach for layout is to use Simulated Annealing techniques to search an exponentially large solution space [4] . Since simulated annealing uses a random probability for the decision when the cost function increases, it typically produces different results for the same circuit at different runs of the layout program. Despite of the randomness of physical design, experiments show that the length of a net at different runs tends to converge due to the inherent restrictions imposed by the netlist structure. Therefore, it makes sense to predict the average value of the length of a net using the characteristics of the net and the circuit.
For the experiments of the interconnect predictions, a wide range of MCNC benchmark logic circuits have been selected. In all, there are 60 circuits, with a total of 10,822 nets. These circuits are run through Timberwolf [6] , a placement and routing tool. The length of each net is then extracted. This procedure was run 16 times to collect enough samples for each net to compute the average value for each net.
Linear regression is a technique to find the best fitting linear representation for a given set of samples in terms of some specified parameters. The "best fit" is in the sense of minimizing the mean square error. The data collected from all the nets is fed into linear regression to generate the prediction formula. A general design style of standard cell design using a popular layout program Timberwolf has been chosen in this work.
In order to validate the prediction, the experiment is divided into two stages: "Generation stage" and "Test stage". All the nets are first divided into two groups with the same number of nets. In the "Generation stage", linear regression is applied to one group to generate the estimation formula. In the "Testing stage", the generated formula is applied to the other group of nets to see how well it predicts the net length.
Prediction Quality Measurements
For a net i , let the estimation target be X i , which is the average net length of that net (Section 4.1) over different runs of the layout program. The predicted value for net i is denoted as X i . Three quantities are used to measure the quality of the prediction results. average relative error, which provides the variation relative to the value being predicted. 
Experimental Results
By using linear regression, we can conduct a broad search of the parameter space and refine the estimation model.
Input Parameters
The first step for linear regression is to decide the input parameters. Without further insight on the relative importance of the parameters, all possible candidates are collected. There are 20 such parameters: e P I : whether this node is a primary input or not (a binary value) e PO: whether this node is a primary output or not (a binary value)
e Area: the area of this gate 0 Nin: the number of fanins of this node e Nout: the number of fanouts of this node The first two parameters account for the peripheral property. The area of a gate determines the dimensions of the gate. The last two parameters affect the placement of the cell, and hence, directly affect the net length. There are five similar parameters associated with the next stage: NextPI, NextPO, NextArea, N.extin and Nextout. Another five are associated with the prevaous stage from fanins, named as PrePI, PrePO, PreArea, Prein, and Preout (as shown in Figure 2 ). More details about the effects of these parameters and their relative priority will be discussed in S e~~a~$ 4 .
ition to the local information, the global structure of a circuit might also have some influence on the net lengths of that circuit. Thus, five global parameters re included to describe the circuit which this node beikngs to:
# P I : number of primary inputs in this circuit #PO : number of primary outputs in this circuit #node : number of nodes in this circuit #level : number of levels in this circuit # p e r i m : pin density = For example, in sequential design, whether the fanout is a flip-flop or a gate can be quantized as another parameter to account for their effects. Another example is delay-driven placement and routing, which tries to shorten the interconnections along the critical path (estimated from the gate delay). In this case, the critical path information needs to be abstracted as another parameter to account for its effect on the layout. For each run, three regression formulas are checked. Pi is one of the input parameters, a i , bi and bij are the associated coefficients. terms in all Higher order terms can always get better results in the generation phase. However, it is very risky when used over a limited number of samples. Over-fitting effects may result in significantly worse results in the testing phase.
Linear Estimation
At first, linear regression is applied to all the nets in our benchmark circuits. Table 1 shows the results on are not exactly the criteria of linear regression (mean square error). That is why sometimes the testing phase can get better results than the eneration phase. Based improvements are explored.
Piece-Wise Linear Regression
The improvements from "Quadratic F o m " shown in Table 1 reveals the potential of better prediction for higher order terms. The unknown relation between the wire length and the logic circuit structure might be best expressed in terms of a very complex function. An exhaustive search for all possible non-linear terms is obviously infeasible for linear regression. To overcome this problem, a piece-wise linear regression technique based on categorization by net lengths is proposed.
Although the nets in the test set have lengths from 40X to 40,00OX, most of them are short nets. Therefore a logarithmic scale is used to group the nets, with one order for each group (40 -400, 400 -4,000, 4,000 -40,000). It is important to prevent the overfitting effects under our empirical approach. Thus, after further adjusting the number of the nets to get enough samples for each group, all the nets shorter than 394X are in "Short nets" group. The nets with length between 394X and 120OX are in "Medium nets" group. The other nets longer than 1200X are categorized as "Long nets". The ratio of the number of nets in short, medium and long groups is roughly 2:l:l. The choice of these numbers is restricted by the considerations of using regression techniques, which require enough samples to avoid over-fitting effects.
The prediction results through this categorization are shown in Table 2 . Only the results of usifig the linear form regression are shown. Compared with results in Table 1 , grouping nets by length does show significant improvement. The ABS errors are reduced for short and medium nets. The poorer correlation coefficient in short and medium nets is due to the narrow range of net lengths in these two groups, which usually makes CC a poor metric for the quality. The higher ABS error in "Long nets" comes from the fact that this group inherently has longer nets. on these preliminary results, f urther refinements and Before the estimation, we do not know the real length of the estimated net, and thus do not know which formula to use. However, as long as this estimation result has high accuracy, the prediction results from all three formulas can be used to determine the final result.. Details on how to handle this decision are presented in Section 5.5.
Critical Parameters
In order to search for the best set of parameters to predict the lengths of interconnection wires, all 20 parameters are used in a regressive test. After each run, the most insignificant parameter is deleted. Table 3 shows the priority of the parameters for three groups of nets. Larger numbers imply greater importance. The three most critical parameters ( N o u t , NextArea and Nextin) are common to all three groups. This shows that the fanout stage plays a more important role in predicting the net length. Table 3 : Parameter priority for net length estimation (a la] rger number implies higher importance)
The accuracy for this regression test is shown in the plots. Figure 3 shows the ABS, REL errors and CC for the long-net group. The vertical axis is the measurement for prediction quality. The horizontal axis is the number of parameters used in the regression test. The results show that although there are 20 possible parameters, only some of them are critical to make a good prediction. Table 4 shows the comparison for different estimation methods. The first row is the result by assuming all the nets have length of 0. The ABS error is just the mean value of all the nets (0.839X), and the REL error is 100%. The second row is the result under the assumption that all nets have the same length. This constant is obviously best chosen to be 839A, the mean of the nets' lengths. Here the difference between REL and A B S error is demonstrated. Although ABS error is reduced, the REL error increases significantly. The fourth row is the result of using the single parameterNout, which is taken by most conventional predictions. The next row is based on the same parameter but uses one more quadratic term, i.e., N o u t + Nout2. The row for "Single formula estimation" is the result through the use of a single formula with the 10 most critical parameters as presented in Section 5.2. In the experiments of categorization by net-lengths, there are three formulas. However, for a given net in the logic circuit, the net length is unknown beforehand. Thus the best formula cannot be correctly chosen. In order to solve this problem, several ad-hoc solutions have been tried. The next three rows are the results from three formulas with different ad-hoc solutions. These heuristic solutions are based on the hit numbers of three groups. Here, each group has a prediction formula and the net-lengths in each group are within a range. The hit number of a group is "1" if the prediction result from this group's formula is within the range of this group. The hit number of each group can be computed as follows:
Results and Comparison
hit -number ( f 1, f 2, f 3) /* fl, f2, f3 : the estimation from three formulas hl, h2, h3 : the hit number for individual groups :'
The ad-hoc approaches are summarized in Table 5 . The key point of showing three different ad-hoc solutions is to demonstrate the general improvement of piece-wise linear regression. This improvement does not solely ome from the ad-hoc heuristic. The best result is from $he "priority weight" approach (as shown in Table 4 ).
The different priority of three groups are due to their prediction precision. Since the formula for short nets has higher prediction precision, its prediction will be used if it hits the correct range regardless of the other two predictions. The same condition applies to medium nets and long nets in that order. All three measurement indices from using the three formulas have been improved as compared with the previous five cases. To summarize the results, the piece-wise linear regression does show general improvements over the conventional and single-formula approaches. 
References 6 Discussions
The prediction precision of the approach presented in this paper has its limitations due to the following reasons: 1. By using the information from the topology of the net-list, no difference can be derived for the nets with the same logic structure. However, the lengths for some topologically equivalent nets in the logic circuit can have 10 times difference after placement and routing. Fortunately, these peculiar variations are only common for shorter nets, and thus do not cause too much absolute error. 2. The quality of the estimation formula varies for different design styles and different types of circuits. It must be customized for different layout approaches and environments.
Different routing tools and algorithms may result in different prediction formulas. However, better improvements are expected from the same approach for some more restricted design styles, like FPGA (Field Programmable Gate Array) and CPLD (Complex Programmable Logic Device) design, where the hardware is more regular than the general standard cell design. These features can reduce the randomness in physical design and potentially improve the prediction of the interconnection wire length.
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